| Paper: | SPTM-P4.10 | ||
| Session: | Sampling, Extrapolation and Interpolation I | ||
| Time: | Wednesday, May 17, 10:00 - 12:00 | ||
| Presentation: | Poster | ||
| Topic: | Signal Processing Theory and Methods: Sampling, Extrapolation, and Interpolation | ||
| Title: | Equalizing Sampling Rate Converter for Storage Systems | ||
| Authors: | Jamal Riani, Steven Van Beneden, Jan Bergmans, Eindhoven University of Technology, Netherlands | ||
| Abstract: | Data receivers for storage systems normally operate at a fixed sampling rate $1/T_s$ that is asynchronous to the baud rate $1/T$. A sampling-rate converter (SRC) serves to convert the incoming signal from the asynchronous to the synchronous clock domain. These receivers also contain an equalizer that serves to suppress intersymbol interference and noise. To limit receiver complexity, equalization burden can be shifted towards the SRC. This possibility is not exploited in any existing SRC. This paper presents SRC design methods that combine group delay flatness and out-of-band rejection criteria with the minimum mean square error equalization criterion. Numerical examples for an idealized optical recording channel validate the design methods. | ||
©2018 Conference Management Services, Inc. -||- email: webmaster@icassp2006.org -||- Last updated Friday, August 17, 2012