| Paper: | IMDSP-P16.11 | ||
| Session: | Video Coding II | ||
| Time: | Friday, May 19, 14:00 - 16:00 | ||
| Presentation: | Poster | ||
| Topic: | Image and Multidimensional Signal Processing: Video Coding | ||
| Title: | AN EFFICIENT DEBLOCKING FILTER WITH SELF-TRANSPOSING MEMORY ARCHITECTURE FOR H.264/AVC | ||
| Authors: | Mahdi Nazm Bojnordi, Tehran University, Iran; Omid Fatemi, Mahmoud Reza Hashemi, University of Tehran, Iran | ||
| Abstract: | One of the main reasons behind the superior efficiency of the H.264/AVC video coding standard is the use of an in-loop deblocking filter. Since the deblocking filter is computation and data intensive, it has a profound impact on the speed degradation of both encoding and decoding processes. In this paper, we propose an efficient deblocking filter architecture that can be used as an IP core either in the dedicated or platform-based H.264/AVC codec systems. Novel self-transposing memory unit is used in this paper to alleviate switching between the horizontal and vertical filtering modes. Moreover, to reduce the processing latency, a two-stage pipelined architecture is designed for 1-D filter that produces output data after 2 clock cycles. With a clock of 100 MHz the proposed design is able to process a 1280×1024 (4:2:0) video at 25 frame/second. The proposed architecture offers 33% to 56% performance improvement compared to the existing state-of-the-art architectures. | ||
©2018 Conference Management Services, Inc. -||- email: webmaster@icassp2006.org -||- Last updated Friday, August 17, 2012