DISPS-L2: Efficient implementations of Communications and Coding Applications |
| Session Type: Lecture |
| Time: Friday, May 19, 14:00 - 16:00 |
| Location: Spot |
| Chair: Chaitali Chakrabarti, Arizona State University |
| DISPS-L2.1: ARCHITECTURE DESIGN OF LOW POWER INTEGER MOTION ESTIMATION FOR H.264/AVC |
| Tung-Chien Chen, Yu-Han Chen, Sung-Fang Tsai, Liang-Gee Chen, National Taiwan University, Taiwan |
| DISPS-L2.2: A PARALLEL PROCESSING HARDWARE ARCHITECTURE FOR ELLIPTIC CURVE CRYPTOSYSTEMS |
| Kazuo Sakiyama, Elke De Mulder, Bart Preneel, Ingrid Verbauwhede, Katholieke Universiteit Leuven, Belgium |
| DISPS-L2.3: AN ENERGY EFFICIENT SUB-THRESHOLD BASEBAND PROCESSOR ARCHITECTURE FOR PULSED ULTRA-WIDEBAND COMMUNICATIONS |
| Vivienne Sze, Raul Blazquez, Manish Bhardwaj, Anantha Chandrakasan, Massachusetts Institute of Technology, United States |
| DISPS-L2.4: PROBABILISTIC LIST SPHERE DECODING FOR LDPC-CODED MIMO-OFDM SYSTEMS |
| Sungchung Park, Kwyro Lee, Korea Advanced Institute of Science and Technology, Republic of Korea; Yuping Zhang, Keshab K. Parhi, University of Minnesota, United States; Jin Lee, Sin-Chong Park, Information and Communications University, Republic of Korea |
| DISPS-L2.5: AGGREGATED CIRCULANT MATRIX BASED LDPC CODES |
| Yuming Zhu, Chaitali Chakrabarti, Arizona State University, United States |
| DISPS-L2.6: DISTRIBUTED ARCHITECTURE AND INTERCONNECTION SCHEME FOR MULTIPLE MODEL PARTICLE FILTERS |
| Akshay Athalye, Sangjin Hong, Petar Djuric, Stony Brook University, United States |
©2018 Conference Management Services, Inc. -||- email: webmaster@icassp2006.org -||- Last updated Friday, August 17, 2012